← Back to Dashboard

1.1.1 Structure and function of the processor

A-Level Computer Science

Learning Objectives Flashcards Quiz Exam Questions

Fill in the blanks with the correct words. Click "Check Answer" to see if you're right!

Term: Cache

Definition:

Fast access speed onboard the CPU. Stores frequently used instructions and data. Faster to fetch instructions and data from cache than
No attempts
Term: Register

Definition:

Tiny areas of fast access speed inside the . Examples include: MDR, MAR, ACC, PC, CIR in a Von Neuman CPU.
No attempts
Term: MDR

Definition:

Memory Register: A register in the CPU that stores data being transferred to and from the primary memory.
No attempts
Term: Bus

Definition:

A bus is a pathway that components of a computer. Data, and control signals are transferred using the specific busses.
No attempts
Term: Address Bus

Definition:

Carries the location address of the or data to be accessed.
No attempts
Term: Control Bus

Definition:

Carries control between the CPU and other components such as primary memory. For example, a from memory signal.
No attempts
Term: Fetch-Decode-Execute

Definition:

The complete cycle of fetching an instruction from , it and carrying it out.
No attempts
Term: Clock Speed

Definition:

The at which the CPU can fetch, decode and an instruction. Measured in Hertz.
No attempts
Term: Cores

Definition:

A complete copy of the processing unit of a CPU. Dual core means processing units, which means 2 instructions can be fetched, decoded and executed .
No attempts
Term: Cache

Definition:

Fast access memory unit onboard the . used for fetched instructions and data which speeds up the FDE cycle.
No attempts
Term: Pipelining

Definition:

Sequencing instructions so that an instruction can be while another is being while another is being . Speeds up processing.
No attempts
Term: Von Neumann Architecture

Definition:

Computer architecture. A single unit manages program control flow following a linear sequence of fetch-decode-execute. and instructions are stored in the same memory block.
No attempts
Term: Harvard Architecture

Definition:

Computer architecture with separate memory and busses for instructions and .
No attempts
Term: Contemporary Architecture

Definition:

Computer architecture that uses principles from both Von Neuman and and other innovations.
No attempts
Term: ALU

Definition:

Arithmetic Logic . Performs calculations (e.g x = 2 + 3) and comparisons (e.g., IF x > 3) in the CPU.
No attempts
Term: CU (Control Unit)

Definition:

Sends control to manage how data moves around the .
No attempts
Term: PC

Definition:

Program . A register which stores the address of the instruction to be executed.
No attempts
Term: ACC

Definition:

Accumulator: It is used to hold the data currently being processed by the ALU. Also stores data coming from devices and going to output devices.
No attempts
Term: MAR

Definition:

Memory Register: A register in the CPU that stores the address of the memory location currently in use. In the fetch phase, this would be the address of the instruction being loaded; in the execute phase, it would be the address of the data being used.
No attempts
Term: CIR

Definition:

The Instruction Register (CIR) is a register within the control unit that stores the instruction from memory. It holds this instruction while it is being decoded and executed by the processor.
No attempts
Term: Data Bus

Definition:

Carries data the CPU's MDR and primary .
No attempts